



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/675,831	09/30/2003	Jimmie Earl DeWitt JR.	AUS920030479US1	6642
35525	7590	06/02/2006	EXAMINER	
IBM CORP (YA)			JOHNSON, BRIAN P	
C/O YEE & ASSOCIATES PC			ART UNIT	
P.O. BOX 802333			PAPER NUMBER	
DALLAS, TX 75380			2183	

DATE MAILED: 06/02/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	Application No. 10/675,831	Applicant(s) DEWITT ET AL.	
	Examiner Dillon J. Cody	Art Unit 2183	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 01 May 2006.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-25 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-25 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a) ☐ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- |   |   |
|---|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)  | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date <u>1/30, 2/14, 5/1/06</u> . | 6) <input type="checkbox"/> Other: _____  |

### **DETAILED ACTION**

1. Claims 1-25 are pending.

#### ***Papers Filed***

2. Examiner acknowledges receipt of amended claims, amended specification, and information disclosure statement all filed 1 May 2006; information disclosure statement filed 14 February 2006 and information disclosure statement filed 30 January 2006.

#### ***New Rejections***

##### ***Specification***

3. The amendment filed 1 May 2006 is objected to under 35 U.S.C. 132(a) because it introduces new matter into the disclosure. 35 U.S.C. 132(a) states that no amendment shall introduce new matter into the disclosure of the invention. The added material which is not supported by the original disclosure is as follows: Striking the disclosure of transmission-type media on pages 64-65

Applicant is required to cancel the new matter in the reply to this Office Action.

#### ***Claim Rejections - 35 USC § 102***

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Art Unit: 2183

5. Claims 1-5 and 8-25 are rejected under 35 U.S.C. 102(b) as being anticipated by Heisch (U.S. Patent No. 5,774,724).

6. As per claim 1, Heisch discloses a method in a data processing system for processing instructions, the method comprising: responsive to receiving an instruction for execution in an instruction cache (Fig. 2 cache 60) in a processor in the data processing system, determining whether a performance indicator that identifies that execution of the instruction is to be monitored is present (Col. 5 lines 58-65); and forcing an interrupt if the performance indicator is present (Col. 5 line 66 – col. 6 line 6). *The examiner asserts that matching the contents of the IABR register to the executing instruction's address constitutes a "performance indicator". Col. 4 lines 13-16 disclose that upon matching a start address to the IABR, performance monitoring is initiated by means of an exception.*

7. As per claim 2, Heisch discloses the method of claim 1, wherein the forcing step comprises: sending a signal from an instruction cache to an interrupt unit in the processor; and processing the interrupt in the interrupt unit in response to receiving the signal at the interrupt unit. (Col. 6 lines 2-6) *The examiner asserts that logic comparing the current instruction's address to the address stored in the IAB register constitutes part of the instruction cache. The logic must inherently generate a signal to alert the interrupt handler to a pending interrupt. If no such signal was generated, the interrupt would go unprocessed.*

8. As per claim 3, Heisch discloses the method of claim 2, wherein the processing step includes: executing code associated with the interrupt. (Col. 6 line 9-13) *The examiner asserts that when control is transferred to another function, code is executed which is associated with that function.*

9. As per claim 4, Heisch discloses the method of claim 3, wherein the code records cache misses by a functional unit attempting to access instructions in a cache. (Col. 6 lines 21-25) *The examiner asserts that counting cache misses constitutes recording.*

10. As per claim 5, Heisch discloses the method of claim 1, wherein the performance indicator is located in a shadow memory. (Col. 5 lines 58-65) *The examiner asserts that the IAB register is not located in main memory, and hence, constitutes shadow memory.*

11. As per claim 8, Heisch discloses a method in a data processing system for processing data, the method comprising: responsive to an access of data, determining whether a performance indicator that identifies that access of the data is to be monitored is present (Col. 5 lines 58-65); and generating an interrupt if the performance indicator is present. (Col. 5 line 66 – col. 6 line 6) *The examiner asserts that the method described by Heisch anticipates causing an interrupt on a data access (Col. 10 line 13-15). The examiner asserts that matching the contents of the IABR register to the*

Art Unit: 2183

*address in question constitutes a "performance indicator". Col. 4 lines 13-16 disclose that upon matching a start address to the IABR, performance monitoring is initiated by means of an exception.*

12. As per claim 9, Heisch discloses the method of claim 8, wherein the generating step comprises: generating a signal by a data cache in which the data is located; and receiving the signal generated by the data cache at an interrupt unit, wherein the signal indicates a presence of the interrupt to the interrupt unit. (Col. 6 lines 2-6) *The examiner asserts that logic comparing the current access address to the address stored in the IAB register constitutes part of the data cache. The logic must inherently generate a signal to alert the interrupt handler to a pending interrupt. If no such signal was generated, the interrupt would go unprocessed.*

13. As per claim 10, Heisch discloses the method of claim 8 further comprising: processing the interrupt in an interrupt unit in response to generation of the interrupt. (Col. 6 line 2-6)

14. As per claim 11, Heisch discloses the method of claim 10, wherein the processing step comprises: executing a code for handling the interrupt. (Col. 6 line 9-13) *The examiner asserts that when control is transferred to another function, code is executed which is associated with that function.*

Art Unit: 2183

15. As per claim 12, Heisch discloses the method of claim 8, wherein the performance indicator identifies that access of the data is to be monitored through a specific value in a memory location for the data. (Col. 5 lines 58-65) *The examiner asserts that the address of interest loaded into the IAB register is a memory location. Col. 10 line 13-15 dictates that the address can be that of data.*

16. As per claim 13, Heisch discloses the method of claim 8, wherein the data is located in a memory location. *The examiner asserts that an address inherently points to a location in memory.*

17. As per claim 14, Heisch has taught a processing system performing the method of claim 1, consequently claim 14 is rejected for the same reasons set forth in the rejection of claim 1 above.

18. As per claim 15, Heisch has taught a processing system performing the method of claim 2, consequently claim 15 is rejected for the same reasons set forth in the rejection of claim 2 above.

19. As per claim 16, Heisch has taught a processing system performing the method of claim 3, consequently claim 16 is rejected for the same reasons set forth in the rejection of claim 3 above.

Art Unit: 2183

20. As per claim 17, Heisch has taught a processing system performing the method of claim 4, consequently claim 17 is rejected for the same reasons set forth in the rejection of claim 4 above.

21. As per claim 18, Heisch has taught a processing system performing the method of claim 8, consequently claim 18 is rejected for the same reasons set forth in the rejection of claim 8 above.

22. As per claim 19, Heisch has taught a processing system performing the method of claim 9, consequently claim 19 is rejected for the same reasons set forth in the rejection of claim 9 above.

23. As per claim 20, Heisch has taught a processing system performing the method of claim 10, consequently claim 20 is rejected for the same reasons set forth in the rejection of claim 10 above.

24. As per claim 21, Heisch has taught a computer program product performing the method of claim 1, consequently claim 21 is rejected for the same reasons set forth in the rejection of claim 1 above.



Art Unit: 2183

25. As per claim 22, Heisch has taught a computer program product performing the method of claim 2, consequently claim 22 is rejected for the same reasons set forth in the rejection of claim 2 above.

26. As per claim 23, Heisch has taught a computer program product performing the method of claim 3, consequently claim 23 is rejected for the same reasons set forth in the rejection of claim 3 above.

27. As per claim 24, Heisch has taught a computer program product performing the method of claim 8, consequently claim 24 is rejected for the same reasons set forth in the rejection of claim 8 above.

28. As per claim 25, Heisch has taught a computer program product performing the method of claim 9, consequently claim 25 is rejected for the same reasons set forth in the rejection of claim 9 above.

***Claim Rejections - 35 USC § 103***

29. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Art Unit: 2183

30. Claims 1, 6 and 7 rejected under 35 U.S.C. 103(a) as being unpatentable over Short (Short, K. L. "Embedded Microprocessor Systems Design: An Introduction Using the Intel 80C188EB." Prentice-Hall, Inc: 1998. Page 761.) in view of Heisch.

31. As per claim 1, Short discloses a method in a data processing system for processing instructions, the method comprising: responsive to receiving an instruction for execution in an instruction cache in a processor in the data processing system, determining whether an indicator is present; and forcing an interrupt if the indicator is present. *The examiner asserts that if the opcode of the instruction (indicator) indicates the Interrupt instruction (Short pg. 761), an interrupt will be forced.*

32. Short fails to disclose wherein the indicator is a performance indicator that identifies that execution of the instruction is to be monitored.

33. Heisch discloses using a interrupt routine to monitor performance of an instruction in a microprocessor system. (Col. 4 lines 8-18)

34. Heisch teaches that using an interrupt (exception) routine to handle performance monitoring gives greater flexibility and more detailed information than existing performance monitor systems. (Col. 1-Col. 4)

35. It would have been obvious to one of ordinary skill in the art at the time of invention to have included Heisch's performance monitoring interrupt handler in Short's processor for the benefit of a detailed and flexible performance monitoring scheme by means of interrupts.

Art Unit: 2183

36. As per claim 6, Short and Heisch disclose the method of claim 1, wherein the instruction is received in a bundle and wherein the performance indicator comprises at least one bit in a field in the bundle. *The examiner asserts that a bundle may contain just one instruction. Further, the opcode (indicator) comprises at least one bit in a field in the instruction, which is in the bundle. (Short pg. 761)*

37. As per claim 7, Short and Heisch disclose the method of claim 1, wherein the performance indicator is located in a field in the instruction. *The examiner asserts that the opcode (indicator) comprises at least one bit in a field in the instruction, as detailed by Short on pg. 761.*

### ***Maintained Rejections***

38. Applicant has failed to overcome the rejections set forth in the previous Office Action. Consequently, these rejections are respectfully maintained by the examiner and are copied below for applicant's convenience.

### ***Objection to Title***

39. The title of the invention is not descriptive of the invention as claimed. The examiner recommends "Method and apparatus for generating interrupts upon execution of marked instructions and upon access to marked memory locations for performance monitoring and debugging"

***Claim Rejections - 35 USC § 101***

40. 35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

41. Claims 21-25 are rejected under 35 U.S.C. 101 because the claimed invention is directed to non-statutory subject matter. Pages 64-65 of the specification define "computer readable media" to include "transmission-type media". Transmission media are not tangible, and hence, non-statutory. *The examiner notes that the amendment to the specification filed 1 May 2006 has NOT been entered, as it constitutes new matter. In order to overcome this rejection, the examiner recommends amending claims 19-25 to read "A computer program product in a computer readable recordable-type medium..."*

***Response to Arguments***

42. Objections to the specification (pg. 1-2) and claims 1, 6 and 23 have been withdrawn in favor of amendments filed 1 May 2006. Objection to the title stands, as previously discussed.

43. Applicant's arguments filed on 1 May 2006 have been fully considered but they are not persuasive.

44. Applicant argues the novelty/rejection of claims 1 and 8 on pages 10-11 of the remarks, in substance that:

"With respect to claim 1, in particular, Heisch does not teach or suggest responsive to receiving an instruction for execution in an instruction cache in a processor in the data processing system, determining whether a performance indicator that identifies that execution of the instruction is to be monitored is present and forcing an interrupt if the performance indicator is present"

"A pre-selected address stored in the IABR is not a performance indicator that identifies that execution of the instruction is to be monitored"

45. These arguments are not found persuasive for the following reasons:
- a. As presented in the above rejections of claims 1 and 8, Heisch uses the IABR to trigger an interrupt routine to monitor performance of the processor. (Col. 4 lines 8-18) As such, Heisch's IABR constitutes a performance indicator.
  - b. The pre-selected address which is stored in the IAB register indicates when performance monitoring is to begin. Thus, the IABR constitutes a performance indicator. The examiner suspects that perhaps the Applicant is not reading the term "performance indicator" as broadly as the Examiner is, resulting in differing interpretations of Heisch.

### ***Conclusion***

46. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP

Art Unit: 2183

§ 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

47. The following is text cited from 37 CFR 1.111(c): In amending in reply to a rejection of claims in an application or patent under reexamination, the applicant or patent owner must clearly point out the patentable novelty which he or she thinks the claims present in view of the state of the art disclosed by the references cited or the objections made. The applicant or patent owner must also show how the amendments avoid such references or objections.


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dillon Cody whose telephone number is 571-272-8401. The examiner can normally be reached on Mon - Fri, 8 AM - 5 PM EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on 571-272-4162. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2183

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

DJC



EDDIE CHAN  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2100